Synthesizing Register Transfer Level of Hardware
Solutions / Yosys-ABC
Hardware Description Language Sinthesizer
A Hardware Design Language Synthesizer turns a RTL implementation into a Logical Gates Level implementation. Logical design is a step in the standard design cycle in which the functional design of an electronic circuit is converted into the representation which captures logic operations, arithmetic operations, control flow, etc. In EDA parts of the logical design is automated using synthesis tools based on the behavioral description of the circuit.
Modeling, Describing, Simulating (System Level, RTL, Switch Level), Verifying (System Level, RTL, Switch Level), Synthesizing, Optimizing, Planning, Placing, Timing, Routing, Checking and Printing Electronic Circuits.
Front-End Solutions
Copyright © All rights reserved | This web is made by PacoReinaCampo